Frank Barchard 67b3c0dad8 Compare AVX512BW and AVX2, intrinsics for Visual C and ROWWIN ... - Add HammingDistance_AVX512BW, SumSquareError_AVX512BW and HashDjb2_AVX512BW for 32 and 64 bit, as inline assembly in compare_gcc.cc and intrinsics in compare_win.cc. - AVX512BW processes 64 bytes per loop with full vectors, and the remainder of 1 to 63 bytes with one masked load, so compare.cc passes any count and does not use C for the remainder. HashDjb2 loads the remainder into the high bytes, ending at src + count, so the same 33 ^ (63 - i) multipliers apply, and multiplies the hash by 33 ^ n. - Add SumSquareError_AVX2 and HashDjb2_AVX2 to compare_gcc.cc and HammingDistance_AVX2 to compare_win.cc, so both files have the same functions. Enable AVX2 in compare_gcc.cc for gcc as well as clang. - HashDjb2 AVX2 and AVX512BW split the 32 bit multipliers 33 ^ i into 16 bit halves and use vpmaddwd, instead of vpmulld which is 2 uops with 10 cycle latency. Bytes are zero extended with vpmovzxbw from memory. The hash = hash * 33 ^ 64 + sum dependency uses scalar imul instead of vpmulld. AVX2 does 64 bytes per horizontal add. - Port compare_win.cc from 32 bit Visual C inline assembly to intrinsics and enable it for Visual C 32/64 bit and LIBYUV_ENABLE_ROWWIN, which MemorySanitizer also enables. Visual C 64 bit and MemorySanitizer previously used C. - Fix HammingDistance_SSSE3 and HammingDistance_AVX2 to allow unaligned pointers. They used movdqa and crashed on unaligned src_a. - Add TestCompareAnyCount to test every count from 0 to 321, aligned and unaligned, ending at the end of a page. Functions available: Function compare_gcc compare_win 32/64 bit 32/64 bit HammingDistance_SSE42 asm intrinsics HammingDistance_SSSE3 asm - HammingDistance_AVX2 asm intrinsics HammingDistance_AVX512BW asm intrinsics SumSquareError_SSE2 asm intrinsics SumSquareError_AVX2 asm intrinsics SumSquareError_AVX512BW asm intrinsics HashDjb2_SSE41 asm intrinsics HashDjb2_AVX2 asm intrinsics HashDjb2_AVX512BW asm intrinsics Performance, 1280x720, LIBYUV_REPEAT=1000, best of 3, ms. Before is main (SSE, and AVX2 Hamming only, in compare_gcc). BenchmarkDjb2_Opt main gcc gcc win win AVX2 AVX512 AVX2 AVX512 Intel Haswell 179 77 - 75 - AMD Milan (Zen 3) 101 35 - 35 - Intel Skylake-X 214 63 55 67 59 Intel Ice Lake 191 51 47 52 49 Intel Sapphire Rapids 175 39 39 38 39 Intel Granite Rapids 170 40 38 40 38 AMD Genoa (Zen 4) 91 34 37 34 38 AMD Turin (Zen 5) 80 29 22 28 23 C 502 to 669 BenchmarkSumSquareError main gcc gcc win win _Opt AVX2 AVX512 AVX2 AVX512 Intel Haswell 79 37 - 38 - AMD Milan (Zen 3) 47 24 - 25 - Intel Skylake-X 78 32 26 34 24 Intel Ice Lake 86 43 23 43 22 Intel Sapphire Rapids 48 24 21 24 22 Intel Granite Rapids 47 23 21 23 21 AMD Genoa (Zen 4) 50 25 21 25 21 AMD Turin (Zen 5) 57 28 13 28 14 C 154 to 425 Testing: LIBYUV_WIDTH=1279 LIBYUV_HEIGHT=719 out/Release/libyuv_unittest \ --gtest_filter='*Compare*:*Djb2*:*Hamming*:*SumSquare*:*Psnr*:*Ssim*' With out/Release, out/Release_x86, out/rowwin, out/rowwin_x86 and out/msan, with LIBYUV_DISABLE_AVX512BW and LIBYUV_DISABLE_AVX2, and LIBYUV_WIDTH of 1, 31 to 33, 63 to 65, 95, 127, 129 and 200. Under sde64 -skx for AVX512BW with out/Release and out/rowwin. Built out/android_x86. Bug: None Change-Id: Ief197d546daca3db02ee1503d4649f4c755eb189 Reviewed-on: https://chromium-review.googlesource.com/c/libyuv/libyuv/+/8504717 Reviewed-by: richard winterton <rrwinterton@gmail.com> Commit-Queue: Frank Barchard <fbarchard@google.com>		2026-10-02 15:30:05 -07:00
..
libyuv	Compare AVX512BW and AVX2, intrinsics for Visual C and ROWWIN	2026-10-02 15:30:05 -07:00
libyuv.h	libyuv.h: Add scale_rgb.h and remove scale_row.h	2026-08-26 19:06:22 -07:00